17. Instruction Sets: Characteristics and Functions

Chapter 12

Introduction

• Section 12.1, 12.2, and 12.3 pp. 406-418

- Computer Designer:
 - Machine instruction set provides the functional requirements for the processor
- Assembly Programmer:
 - Machine instruction set provides the types of supported data, registers, and the capabilities of the ALU

MACHINE INSTRUCTION CHARACTERISTICS

ELEMENTS OF MACHINE INSTRUCTIONS

Machine Instructions

 We have already learned that an instruction is composed of a series of bytes where a portion of the instruction is used for the *opcode* and the other portion is used for one or more *operands*.

 Simple opcodes include: ADD, SUB, MUL, DIV, MOV, …

Recall the IAS Instruction and Instruction Set

							Symbolic	
					Instruction Type	Opcode	Representation	Description
						00001010	LOAD MQ	Transfer contents of register MQ to the accumulator AC
						00001001	LOAD MQ,M(X)	Transfer contents of memory location X to MQ
					Data transfer	00100001	STOR M(X)	Transfer contents of accumulator to memory location X
						00000001	LOAD M(X)	Transfer M(X) to the accumulator
						00000010	LOAD -M(X)	Transfer -M(X) to the accumulator
0.1				20		00000011	LOAD M(X)	Transfer absolute value of M(X) to the accumulator
				39		00000100	LOAD - M(X)	Transfer - M(X) to the accumulator
↓					Unconditional	00001101	JUMP M(X,0:19)	Take next instruction from left half of M(X)
sign bit	(a) Nur	nber word			branch	00001110	JUMP M(X,20:39)	Take next instruction from right half of M(X)
	left instruction	rig	at instruction		Conditional	00001111	JUMP+ M(X,0:19)	If number in the accumulator is nonnegative, take next instruction from left half of M(X)
0	8	20	28	39	branch	00010000	JUMP+ M(X,20:39)	If number in the accumulator is nonnegative, take next instruction from right half of M(X)
						00000101	ADD M(X)	Add M(X) to AC; put the result in AC
$ \rightarrow $		\sim				00000111	ADD M(X)	Add M(X) to AC; put the result in AC
opcod	le address	opcode	address			00000110	SUB M(X)	Subtract $M(X)$ from AC; put the result in AC
	(b) Instr	uction word				00001000	SUB M(X)	Subtract M(X) from AC; put the remainder in AC
					Arithmetic	00001011	MUL M(X)	Multiply M(X) by MQ; put most significant bits of result in AC, put least significant bits in MQ
						00001100	DIV M(X)	Divide AC by M(X); put the quotient in MQ and the remainder in AC
						00010100	LSH	Multiply accumulator by 2; i.e., shift left one bit position
						00010101	RSH	Divide accumulator by 2; i.e., shift right one position
S	oring 2016		CS430 - (Comput	A 11 110	00010010	STOR M(X,8:19)	Replace left address field at M(X) by 12 rightmost bits of AC
Spring 2010			CJTJU - CU	comput	Address modify	00010011	STOR M(X,28:39)	Replace right address field at M(X) by 12 rightmost bits of AC

Instruction Format

• Another simple instruction format might be:



• What are the main differences between the above instruction format and the IAS instruction format?



Elements of an Instruction

- Operation code (opcode)
 - Do this
- Source Operand reference
 - To this
- Result Operand reference
 - Put the answer here
- Next Instruction Reference
 - When you have done that, do this...

Instruction Types

- We have spent most of our time in the high-level programming world. A high-level language must eventually be translated into some kind of machine language usually through some assembly language.
- Machine language instructions typically fall into one of four categories:
 - > Data Processing: Arithmetic and logical instructions
 - Data Storage: Memory instructions
 - Data Movement: I/O instructions
 - Program Flow Control: Test and branch instructions

NUMBER OF ADDRESSES

Processor Architectures

 Historically, processor architectures have been defined in terms of the number of addresses contained within the instruction

Three Addresses

- Operand1, Operand2, Result OR Result, Operand1, Operand2
- a = b + c;
- Maybe a fourth next instruction (usually implicit)
 - Not common
- Needs very long words to hold everything

Two Addresses

- One address doubles as operand and result
- a = a + b
- Reduces length of instruction
- Requires some extra work
- Temporary storage to hold some results

One Address

- Implicit second address
- Usually a register (accumulator)
- Common on early machines

Zero Address

- Zero addresses can be used for some instructions
- Uses a stack

Example: 3-Address Instruction

What 3-address instructions could be used to compute the following:

$$Y = \frac{A - B}{C + (D \cdot E)}$$

Example: 2-Address Instruction

What 2-address instructions could be used to compute the following:

$$Y = \frac{A - B}{C + (D \cdot E)}$$

Example: 1-Address Instruction

What 2-address instructions could be used to compute the following:

$$Y = \frac{A - B}{C + (D \cdot E)}$$

Example: 0-Address Instruction

Number of Addresses	Symbolic Representation	Interpretation
3	OP A, B, C	$A \leftarrow B OP C$
2	OP A, B	$A \leftarrow A OP B$
1	OP A	$AC \leftarrow AC OP A$
0	OP	$T \leftarrow (T-1) OP T$

AC = accumulator

T = top of stack

$$(T-1)$$
 = second element of stack

A, B, C = memory or register locations

• What would the assembly language look like for the equation using a stack architecture? $Y = \frac{A - B}{C + (D \cdot E)}$

Instruction Set Design

- When designing an instruction set, consider
- Operation repertoire
 - How many ops?
 - What can they do?
 - How complex are they?
- Data types
- Instruction formats
 - Length of opcode field
- Registers
 - Number of CPU registers available
 - Which operations can be performed on which registers?
- Addressing modes
- RISC v CISC

TYPES OF OPERANDS

Types of Operands

- We know that the processor operates on data. General categories of data are:
 - Addresses
 - Numbers
 - Binary integer (or binary fixed point)
 - Binary floating point
 - Decimal (packed decimal)
 - Characters
 - ASCII etc.
 - Logical Data
 - Bits or flags

INTEL X86 DATA TYPES

Spring 2016

- 8 bit Byte
- 16 bit word
- 32 bit double word
- 64 bit quad word
- 128 bit double quadword
- Addressing is by 8 bit unit
- Words do not need to align at even-numbered address
- Data accessed across 32 bit bus in units of double word read at addresses divisible by 4
- Little endian



Data Type	Description
General	Byte, word (16 bits), doubleword (32 bits), quadword (64 bits), and double quadword (128 bits) locations with arbitrary binary contents.
Integer	A signed binary value contained in a byte, word, or doubleword, using twos complement representation.
Ordinal	An unsigned integer contained in a byte, word, or doubleword.
Unpacked binary coded decimal (BCD)	A representation of a BCD digit in the range 0 through 9, with one digit in each byte.
Packed BCD	Packed byte representation of two BCD digits; value in the range 0 to 99.
Near pointer	A 16-bit, 32-bit, or 64-bit effective address that represents the offset within a segment. Used for all pointers in a nonsegmented memory and for references within a segment in a segmented memory.

Far pointer	A logical address consisting of a 16-bit segment selector and an offset of 16, 32, or 64 bits. Far pointers are used for memory references in a segmented memory model where the identity of a segment being accessed must be specified explicitly.
Bit field	A contiguous sequence of bits in which the position of each bit is considered as an independent unit. A bit string can begin at any bit position of any byte and can contain up to 32 bits.
Bit string	A contiguous sequence of bits, containing from zero to 232 – 1 bits.
Byte string	A contiguous sequence of bytes, words, or doublewords, containing from zero to 232 – 1 bytes.
Floating point	See Figure 12.4.
Packed SIMD (single instruction, multiple data)	Packed 64-bit and 128-bit data types





- The Pentium floating-point numbers conform to the IEEE 754 standard.
- Pentium data is stored using little-endian style which means that the least significant byte is stored in the lowest address.
- For the C declaration:

int intVal = -10;

 Show what memory would look like if the variable intVal is located at memory location 1000. Use HEX notation.

ARM DATA TYPES

ARM Data Types

- 8 (byte), 16 (halfword), 32 (word) bits
- Halfword and word accesses should be word aligned
- Nonaligned access alternatives
- Supports Big-Endian and Little-Endian
- Unsigned integer interpretation supported for all types
- Twos-complement signed integer interpretation supported for all types
- Majority of implementations do not provide floating-point hardware
 - > Saves power and area
 - > Floating-point arithmetic implemented in software
 - > Optional floating-point coprocessor
 - Single- and double-precision IEEE 754 floating point data types