

CS430 Computer Architecture

Spring 2015

CS430 - Computer Architecture

Chapter 12 Instruction Sets: Characteristics and Functions

- Section 12.1 pp. 406-412
- Machine Instruction Characteristics
- We have already learned that an instruction is composed of a series of bytes where a portion of the instruction is for the opcode and the other portion is for one or more operands.
- Simple opcodes include: ADD, SUB, MUL, DIV, MOV, …

Instruction Format

• An instruction format might be:



Elements of an Instruction

- Operation code (Op code)
 - Do this
- Source Operand reference
 To this
- Result Operand reference
 - Put the answer here
- Next Instruction Reference
 - When you have done that, do this...

Elements of an Instruction

- We have spent most of our time in the high-level programming world. A high-level language must eventually be translated into some kind of machine language usually through some assembly language.
- Machine language instructions typically fall into one of four categories:
 - Data Processing: Arithmetic and logical instructions
 - Data Storage: Memory instructions
 - Data Movement: I/O instructions
 - Program Flow Control: Test and branch instructions

- Historically, processor architectures have been defined in terms of the number of addresses contained within the instruction.
- Three Addresses
 - > Operand1, Operand2, Result OR Result, Operand1, Operand2
 - > a = b + c;
 - Maybe a fourth next instruction (usually implicit)
 - Not common
 - Needs very long words to hold everything

- Two Addresses
 - > One address doubles as operand and result
 - > a = a + b
 - Reduces length of instruction
 - Requires some extra work
 - Temporary storage to hold some results

- One Address
 - > Implicit second address
 - > Usually a register (accumulator)
 - Common on early machines

- Zero Address
 - > zero addresses can be used for some instructions
 - uses a stack

•
$$Y = \frac{A-B}{C+(D \cdot E)}$$
 (3 address)



•
$$Y = \frac{A-B}{C+(D \cdot E)}$$
 (2 address)

T ,		~	
Instruc	tion	Comme	<u>ent</u>
MOVE	Y, A	$Y \leftarrow A$	
SUB	Y, B	$Y \leftarrow Y$	– B
MOVE	T, D	T ← D	
MPY	T, E	$T \leftarrow T$	×E
ADD	T, C	T ← T	+ C
DIV	Υ, Τ	$Y \leftarrow Y$	÷T

•
$$Y = \frac{A-B}{C+(D \cdot E)}$$
 (1 address)

Instruction	Comment
LOAD D	$AC \leftarrow D$
MPY E	$AC \leftarrow AC \times E$
ADD C	$AC \leftarrow AC + C$
STOR Y	$Y \leftarrow AC$
LOAD A	$AC \leftarrow A$
SUB B	$AC \leftarrow AC - B$
DIV Y	$AC \leftarrow AC \div Y$
STOR Y	$Y \leftarrow AC$

•
$$Y = \frac{A-B}{C+(D\cdot E)}$$

Number of Addresses	Symbolic Representation	Interpretation
3	OP A, B, C	$A \leftarrow B OP C$
2	OP A, B	$A \leftarrow A OP B$
1	OP A	$AC \leftarrow AC OP A$
0	OP	$T \leftarrow (T-1) OP T$

 What would the assembly language look like for the above equation using a stack architecture?

Instruction Set Design

- When designing an instruction set, consider
- Operation repertoire
 - > How many ops?
 - > What can they do?
 - How complex are they?
- Data types
- Instruction formats
 - > Length of op code field
- Registers
 - > Number of CPU registers available
 - > Which operations can be performed on which registers?
- Addressing modes
- RISC v CISC

Types of Operands

- Reading pp. 413-418
- We know that the processor operates on data. General categories of data are:
- Addresses
- Numbers
 - Binary integer (or binary fixed point)
 - Binary floating point
 - Decimal (packed decimal)
- Characters
 - > ASCII etc.
- Logical Data
 - Bits or flags

- 8 bit Byte
- 16 bit word
- 32 bit double word
- 64 bit quad word
- 128 bit double quadword
- Addressing is by 8 bit unit
- Words do not need to align at even-numbered address
- Data accessed across 32 bit bus in units of double word read at addresses divisible by 4
- Little endian

Data Type	Description
General	Byte, word (16 bits), doubleword (32 bits), quadword (64 bits), and double quadword (128 bits) locations with arbitrary binary contents.
Integer	A signed binary value co4ntained in a byte, word, or doubleword, using twos complement representation.
Ordinal	An unsigned integer contained in a byte, word, or doubleword.
Unpacked binary coded decimal (BCD)	A representation of a BCD digit in the range 0 through 9, with one digit in each byte.
Packed BCD	Packed byte representation of two BCD digits; value in the range 0 to 99.
Near pointer	A 16-bit, 32-bit, or 64-bit effective address that represents the offset within a segment. Used for all pointers in a nonsegmented memory and for references within a segment in a segmented memory.

Far pointer	A logical address consisting of a 16-bit segment selector and an offset of 16, 32, or 64 bits. Far pointers are used for memory references in a segmented memory model where the identity of a segment being accessed must be specified explicitly.
Bit field	A contiguous sequence of bits in which the position of each bit is considered as an independent unit. A bit string can begin at any bit position of any byte and can contain up to 32 bits.
Bit string	A contiguous sequence of bits, containing from zero to $2^{32} - 1$ bits.
Byte string	A contiguous sequence of bytes, words, or doublewords, containing from zero to $2^{32} - 1$ bytes.
Floating point	See Figure 12.4.
Packed SIMD (single instruction, multiple data)	Packed 64-bit and 128-bit data types



CS430 - Computer Architecture



- The Pentium does not require that word, double-words, or quad-words be aligned on any particular boundary; however, if data is accessed across a 32-bit bus, data transfers take place in 32-bit quantities beginning with an address divisible by 4. If data is not aligned on such a boundary, then multiple transfers are needed to get the data.
- The Pentium floating-point numbers conform to the IEEE 754 standard.
- Pentium data is stored using little-endian style which means that the least significant byte is stored in the lowest address.
- For the C declaration int intVal = -10; show what memory would look like if the variable intVal is located at memory location 1000. Use HEX notation.

ARM Data Types

- 8 (byte), 16 (halfword), 32 (word) bits
- Halfword and word accesses should be word aligned
- Nonaligned access alternatives
- Unsigned integer interpretation supported for all types
- Twos-complement signed integer interpretation supported for all types
- Majority of implementations do not provide floating-point hardware
 - Saves power and area
 - > Floating-point arithmetic implemented in software
 - > Optional floating-point coprocessor
 - > Single- and double-precision IEEE 754 floating point data types

ARM Supports Big-Endian



ARM Supports Little-Endian

